Methodology to improve the model of series inductance in CMOS integrated inductors by Gutiérrez-Frías, Enric F. et al.
sciendo
Journal of ELECTRICAL ENGINEERING, VOL 69 (2018), NO3, 250–254
Methodology to improve the model of series
inductance in CMOS integrated inductors
Eric F. Gutierrez-Frias
∗
, Luis A. Garc´ıa-Lugo
∗
,
Edwin C. Becerra-Alvarez
∗
, Juan J. Raygoza-Panduro
∗
,
Jose´ M. de la Rosa
∗∗
, Edgardo B. Ortega-Rosales
∗∗∗
This paper presents a systematic optimization methodology to achieve an accurate estimation of series inductance of
inductors implemented in standard CMOS technologies. Proposed method is based on an optimization procedure which aims
to obtain adjustment factors associated to main physical inductor characteristics, allowing to estimate more accurate series
inductance values that can be used in design stage. Experimental measurements of diverse square inductor geometries are
shown and compared with previous approaches in order to demonstrate and validate presented approach.
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1 Introduction
Huge growth of mobile communications in last years
demands more and more high-performance, low-cost and
power-efficient on-chip Radio Frequency (RF) circuits
and systems.
Continuous incorporation of new standards and ser-
vices [1], together with the trend toward interconnec-
tion of billions of wireless devices in so-called Inter-
net of Things (IoT), make the optimized design of RF
transceivers one of pillars supporting this new technol-
ogy wave [2]. Among others, integrated inductors are key
circuit elements enabling implementation of efficient IoT
devices [3], since they are essential parts used to build ba-
sic RF subcircuits, such as Low-Noise Amplifiers (LNAs),
Power Amplifiers (PA), mixers and Voltage-Controlled
Oscillators (VCOs) [4]. Inductors are employed for tasks
such bias feeding and impedance matching of transistors.
Reactively matched transistors enable significantly higher
gain-DC power rations and better noise performance [5].
A problem in using on-chip inductors in design of
integrated circuits is poor quality of inductors models
in many available technologies. Using available induc-
tor models in technology library may lead to a situation
where parameters of manufactured systems do not match
expected specifications [6]. An accurate and systematic
design of integrated inductors requires taking into ac-
count most important physical effects associated to their
implementation in CMOS technologies [7]. To this end,
a physical model and an equivalent circuit, usually con-
sidered by RF circuit designers, is illustrated in Fig. 1(a)
and pi-model Fig. 1(b) [8], which is a good approximation
for the physical behavior of integrated inductors.
Physical model, Fig. 1(a), shows separation distance
between spires s , spire width w , internal diameter din
and outer diameter dout . Equivalent circuit, Fig. 1(b),
consists of main circuit-element parameters as series in-
ductance Ls , series resistance Rs , overlap capacitance
between segment and underpass Cs , and oxide capaci-
tance between the silicon substrate Cox . The substrate
losses including parasitic capacitance Csi and its resis-
tance Rsi , are also considered in this model [9].
One of the most important characteristics in pi-model
is Ls , which has been exhaustively analyzed by a number
of authors in order to get compact and precise closed-
form design expressions that relate the physical imple-
mentation with geometric dimensions of inductor struc-
ture [10,11,12,13]. Such design equations give an estima-
tion of Ls , which can be used for design purposes. How-
ever, model value of Ls can be further improved by prop-
erly adjusting their main physical parameters through an
optimization methodology.
2 Background of Series Inductance Modeling
As stated above, a number of closed-form expressions
to estimate the series inductance have been reported.
Two of the simplest formulations were presented by
Mohan et al in [10], where Ls is modeled by two series in-
ductances: modified Wheeler’s formula, and current-sheet
approximation, denoted as LMW and LMC , respectively.
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Fig. 1. Integrated inductor model: (a) – conceptual physical structure, (b) – equivalent circuit
These two series inductances can be approximated by the
following expressions
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1 +K2ρ
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ρ and davg are respectively given by
ρ =
dout − din
dout + din
davg =
dout + din
2
where µ0 stands for the magnetic permeability in vac-
uum; din and dout are respectively the inner and outer
diameter shown in Fig. 1(a) as mentioned previously, n
is the number of turns, with K1 = 2.34, K2 = 2.75,
c1 = 1.27, c2 = 2.07, c3 = 0.18, c4 = 0.13 being some
adjustment coefficients for square inductors [10].
Another approach to derive closed-form design expres-
sions for Ls was proposed by Jenei et al [11] and As-
garan et al [12], which were in turn mainly inspired in
Greenhouse’s work [14]. Contrary to former approaches,
Jenei’s model expressions are based on an approximation
of total length of the inductor, ltot , rather than checking
self-inductance and mutual inductance of every spire – as
suggested by Greenhouse. This way, model proposed by
Jenei et al can be formulated as
LJ = L0J +M+J −M−J (3)
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with Ni being integer part of n , w is metal width and s is
spacing between segments, as previously was mentioned.
On the other hand, expressions obtained by Asgaran et
al [12] are similar to that in (3), except that, instead
of taking total length of the inductor, it considers the
average diameter in the model, which is given by [12].
LA = L0A +M+A −M−A (4)
where
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3 Experimental implementation
Different square-shaped inductors were designed and
fabricated in TSMC (Taiwan Semiconductor Manufactur-
ing Company) 0.35µm CMOS technology process (the
presented methodology can be extended to any standard
CMOS process). These inductors were used to obtain
the adjustment factors ∆s , ∆w , ∆n and ∆dout , which
ones are about physical dimensions of inductors that have
variations due manufacturing process, for instance ∆s is
about distance between segments, ∆w is about segments
width, etc. They were built with the top-metal layers,
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Table 1. Integrated inductors sizing
Inductor
s w dout n
(µm) (µm) (µm) (-)
1 3.0 15.0 145 3.25
2 5.0 5.0 160 2.5
3 5.0 5.0 190 6.5
4 3.0 10.0 200 3.0
Table 2. Inductance values in nH
Inductor LMW LMC LJ LA Measured
1 1.02 1.03 0.93 1.05 1.5
2 1.84 1.88 1.83 1.95 2.1
3 7.11 7.06 6.13 7.11 11.5
4 2.70 2.69 2.89 2.70 3.0
Table 3. Estimated,initial error in %
Inductor MW MC J A
1 31.49 31.25 37.68 29.74
2 12.03 10.16 12.73 6.96
3 38.11 38.58 46.64 38.14
4 9.78 10.1 3.41 9.71
Table 4. Error after the optimization in %
Inductor MW MC J A
1 0.00 0.00 0.00 0.00
2 0.00 2.15 0.00 1.03
3 6.06 0.00 0.00 0.00
4 4.38 2.79 5.96 0.00
MW, MC – Mohan, J – Jenei, A – Asgaran
(a) (b)
Fig. 2. Integrated inductors: (a) – microphotograph of the fabricated inductors in a multi-project chip, (b) – illustrating the inductors
characterization in a network analyzer
Fig. 2(a) shows the microphotograph of the multi-project
chip – which includes other subcircuits not related to this
work – highlighting fabricated inductors, corresponding
inductors sizes are shown in Tab. 1.
Experimental characterization was carried out by us-
ing a network analyzer HP8719D, a synthesized signal
generator HP8664A and a MXA signal analyzer N9020A.
As an illustration, Fig. 2(b) shows the Smith chart s12
parameter measured from network analyzer, while Tab.
Tab. 2 shows the inductance values obtained for models
given in (1) to (4) as well as their corresponding experi-
mental measured values of fabricated inductors.
The difference between model and experimental mea-
surements are computed as a percent error, defined as
(Lse − Lsm)/Lse , where Lse and Lsm are respectively
the experimental and the model inductance values, as can
be seen in Tab.2(a).
4 Error Reduction Procedure
Starting from the error values in Tab. 1 the proposed
optimization algorithm depicted in Fig. 3 is applied to
determine the corresponding adjustment factors in an it-
erative way. In order to determine the best values of them,
the optimization algorithm proceeds iteratively, starting
from ∆s , ∆w , ∆n and ∆dout , with an initial aleatory
value. Afterwards, the error corresponding to the differ-
ence between the model estimation and the real experi-
mental inductance value for each inductor is determined,
a new aleatory value for adjustment factors is proposed,
considering that every individual error must be reduced
for all inductances at each iteration of the optimization
procedure.
Process is repeated until a minimum error is achieved
corresponding to a given tolerance . In order to optimize
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Fig. 3. Inductance error reduction algorithm
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Fig. 4. Illustrating the error reduction process for LA – Asgaran.
and to speed up the procedure, the so-called gradient-
based method [15] is used in order to find out a local
minimum with a low computational cost. Outcome of this
optimization adjustment factors is shown in Tab. 5, where
applying these factors to the models, the percent error as-
sociated to estimated series inductance is reduced in the
most of the cases to 0%, being highest error the 6.06%
as shown in Tab. 3. As an illustration of the optimiza-
tion procedure, Fig. 4 shows the error reduction obtained
by applying the algorithm to the LA – Asgaran, series
inductance. For this case, we have that in just five iter-
ations the biggest percent error for the inductor No. 3
goes down from 38.14% to 0.0%. Optimization algorithm
for the inductor No. 1, for all inductor models, gives a
reduction error that goes from 32.5% as average to 0.0%.
Table 5. Optimized adjustment factors
Model ∆s ∆w ∆n ∆dout
Mohan W 1.2092 7.2173 0.0770 0.7609
Mohan C 0.3744 1.6050 0.2941 0.7445
Jenei 0.1097 0.4182 1.0815 0.7762
Asgaran -1.2247 1.1708 0.5534 0.9646
Conclusions
An optimization-based methodology has been pre-
sented in order to find out a more accurate estimation
of the series inductance in integrated inductors by means
of adjustment factors that compensate fabrication varia-
tions of inductors, it is intended to be an useful tool dur-
ing early design stages providing adjustment factors that
are easily added to the well known inductance models,
predicting more accurate inductance values. Experimen-
tal results are shown for a number of square integrated
inductors with diverse sizes and geometry parameters,
and used to obtain the mentioned adjustment factors,
that allow an important error reduction as can see for
Jenei model with a maximum of 46.64% to zero, thus val-
idating the presented approach which can be extended to
optimize the design of inductors in whatever RF CMOS
circuit.
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